Abstract:

This VME slave controller is designed for custom integration using standard FPGA and ASIC technologies. It is fully compliant to the VME specification supporting A16/A24/A32 address mode, D8/D16/D32 data modes (read/write/read-modify-write) as well as interrupt acknowledge cycles. VMEbus timing is guaranteed by using a system clock of 40 Mhz or higher. A synchronous design approach is used to simplify interfacing to the asynchronous VMEbus. The user side interface is full synchronous. Data access is either single cycle or multi-cycle controlled through user wait states. Deliverables of the core include RTL code, a self verifying tes bench, synthesis information and a user guide.
1 Overview

This VME slave controller core provides an easy-to-use, synchronous parallel interface towards custom logic (called user side), including full interrupt support. VME compatible external drivers can be directly connected to the VME. Examples are shown in the application section.

1.1 Features

This enhanced VME slave controller is based on our 16-bit iniVME core. Therefore it has the same easy-to-use and full synchronous user side interface, custom user address decode module and interrupt controller. This version supports the A32 address modes as well as D32 data modes. Additional enhancements include selectable rescinding DTACK, and read-modify-write cycles.

List of features:

- Data modes: D8, D16, D32
- Address modes: A16, A24, A32
- Read, write, read-modify-write cycles
- Selectable rescinding DTACK
- D8, D16 and D32 interrupter
- Full synchronous user side interface for registers, peripherals and memories
- User selectable wait states
1.2 Inputs - Outputs

The following pictures shows all inputs and outputs:

- **VMEbus signals**
  - `vme_addr(31:1)`
  - `vme_am(5:0)`
  - `vme_data_in(31:0)`
  - `vme_data_out(31:0)`
  - `vme_ext_drv_n`
  - `vme_ext_ddir`
  - `vme_int_drv_n`
  - `vme_lword_n`
  - `vme_dack`
  - `vme_dack_ebl_n`
  - `vme_ds0_n`
  - `vme_ds1_n`
  - `vme_write_n`
  - `vme_iack_n`
  - `vme_iack_out_n`
  - `vme_iack_in_n`
  - `vme_irq_n(6:0)`
  - `clk`
  - `reset_n`
  - `config`

- **User side signals**
  - `user_addr(31:1)`
  - `user_am(5:0)`
  - `user_rw_n`
  - `user_wr_data(31:0)`
  - `user_byte_valid(3:0)`
  - `user_rd_data(31:0)`
  - `user_acc_rdy`
  - `user_iack`
  - `user_ilev(2:0)`
  - `user_ivec(7:0)`
  - `user_iack`

- **Interrupt port**
  - `user_acc_req`
  - `user_acc_rdy`
  - `user_ireq`
  - `user_ireq`
  - `user_ivec(7:0)`
  - `user_iack`

- **Address decoding**
  - `int_user_am(5:0)`
  - `int_user_addr(31:1)`
  - `user_access`
2 IO description

The following part lists the input and output ports of the VME core and provides an description of their functionality.

2.1 General inputs

These pins are used to clock and initialize the whole VME core. To guarantee VME compliance, the falling edge of vme_as_n is used to latch the vme_addr and the vme_am signals. All other registers use the rising edge of ‘clk’ as the system clock. For proper operation of the VME interface, it is recommended that the system clock is 40 Mhz or higher.

<table>
<thead>
<tr>
<th>pin name</th>
<th>type</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>in</td>
<td>System clock</td>
</tr>
<tr>
<td>reset_n</td>
<td>in</td>
<td>Asynchronous system reset, active low</td>
</tr>
</tbody>
</table>

2.2 VME Bus

These pins are used to control data transfer through the VME interface.

<table>
<thead>
<tr>
<th>pin name</th>
<th>type</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>vme_addr[31:1]</td>
<td>in</td>
<td>VME address bus input</td>
</tr>
<tr>
<td>vme_am[5:0]</td>
<td>in</td>
<td>VME address modifier input</td>
</tr>
<tr>
<td>vme_data_in[31:0]</td>
<td>in</td>
<td>VME data bus input (from bus driver)</td>
</tr>
<tr>
<td>vme_data_out [31:0]</td>
<td>out</td>
<td>VME data bus output (goes to bus driver)</td>
</tr>
<tr>
<td>vme_ext_drv_n</td>
<td>in</td>
<td>Active low drive enable signal for external bidirectional data bus drivers.</td>
</tr>
<tr>
<td>vme_int_drv_n</td>
<td>in</td>
<td>Active low drive enable signal for internal bidirectional data bus drivers.</td>
</tr>
<tr>
<td>vme_ext_ddir</td>
<td>in</td>
<td>Direction control signal for external bidirectional data bus drivers:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>’1’ to VME bus</td>
</tr>
<tr>
<td></td>
<td></td>
<td>’0’ from VME bus</td>
</tr>
<tr>
<td>vme_lword_n</td>
<td>in</td>
<td>VME long word access indicator, low active</td>
</tr>
<tr>
<td>vme_dtack</td>
<td>out</td>
<td>Data transfer acknowledge. Used to indicate whether the DTACK is drive low or high (for rescinding)</td>
</tr>
<tr>
<td>vme_dtack_ebl_n</td>
<td>out</td>
<td>Data transfer acknowledge driver output, active low. This is the enable signal of the external DTACK driver.</td>
</tr>
<tr>
<td>vme_as_n</td>
<td>in</td>
<td>VME address strobe: clocks with falling edge the internal synchronisation signals like vme_addr and vme_am. vme_as_n is also used as data signal for access start detection.</td>
</tr>
<tr>
<td>vme_ds0_n</td>
<td>in</td>
<td>Data strobos 0, active low</td>
</tr>
<tr>
<td>vme_ds1_n</td>
<td>in</td>
<td>Data strobos 1, active low</td>
</tr>
<tr>
<td>vme_write_n</td>
<td>in</td>
<td>Read/write signal, active low</td>
</tr>
<tr>
<td>vme_iack_n</td>
<td>in</td>
<td>Interrupt acknowledge, active low</td>
</tr>
<tr>
<td>vme_iack_in_n</td>
<td>in</td>
<td>Interrupt acknowledge daisy chain, active low</td>
</tr>
</tbody>
</table>
2.3 Configuration

All configuration signals are static. They can be either tied to GND/VCC or driven by a configuration register.

<table>
<thead>
<tr>
<th>pin name</th>
<th>type</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>vme_iack_out_n</td>
<td>out</td>
<td>Interrupt acknowledge daisy chain, active low</td>
</tr>
<tr>
<td>vme_irq_n[6:0]</td>
<td>out</td>
<td>Interrupt, active low. Have to be connected to open collector driver.</td>
</tr>
</tbody>
</table>

2.4 User Side Interface

This paragraph describes the user side interface, which is designed for easy register and memory access.

2.4.1 Signal description

The entire user side interface is part of the 40 Mhz clock domain. The application dependent address modifier logic is not integrated in the core. This allows the user to build his own address decoding logic without changing the code of the VME. For convenience, more signals are provided than a minimal approach would require. This simplifies the design of the user side logic. Timing information can be found in paragraph 3 Timing.

<table>
<thead>
<tr>
<th>pin name</th>
<th>type</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>int_user_addr(31:1)</td>
<td>out</td>
<td>Registered VME address bus (by falling edge of vme_as_n)</td>
</tr>
<tr>
<td>int_user_am(5:0)</td>
<td>out</td>
<td>Registered VME address bus modifier (by falling edge of vme_as_n)</td>
</tr>
<tr>
<td>user_access</td>
<td>in</td>
<td>User access signal. The user has 50 ns time to decode the address and asserting the user_access signal when addressed.</td>
</tr>
<tr>
<td>user_acc_req</td>
<td>out</td>
<td>User access request: Active high until user_acc_rdy acknowledges the request (or VME bus error occurs)</td>
</tr>
<tr>
<td>user_acc_rdy</td>
<td>in</td>
<td>User side acknowledgement signal. Active one event which finishes user side access.</td>
</tr>
<tr>
<td>user_addr(31:1)</td>
<td>out</td>
<td>Registered VME address bus</td>
</tr>
<tr>
<td>user_am(5:0)</td>
<td>out</td>
<td>Registered VME address bus modifier</td>
</tr>
<tr>
<td>user_wr_data(31:0)</td>
<td>out</td>
<td>Write data bus.</td>
</tr>
<tr>
<td>user_rd_data(31:0)</td>
<td>in</td>
<td>Read data bus. Must be valid when user_acc_rdy is 1.</td>
</tr>
<tr>
<td>user_rw_n</td>
<td>out</td>
<td>Data read/write_not signal.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>‘1’ : read data</td>
</tr>
<tr>
<td></td>
<td></td>
<td>‘0’ : write data</td>
</tr>
</tbody>
</table>
2.4.2 User address decoding

To decide if an access is for the actual card or not, a decode logic has to be added externally. The signals int_user_addr and int_user_am allow a standard memory mapped address decoding scheme. The address modifiers may be used to differentiate between user / system access, io or memory etc. It is not mandatory to use the address modifiers.

The int_user_addr and int_user_am signals are latched with the falling edge of vme_as_n and are immediately valid. The user address decode logic has to be designed for a delay time shorter than 50ns (2 cycle path). This gives more flexibility for the user and lowers the constraints for this part of logic.

<table>
<thead>
<tr>
<th>pin name</th>
<th>type</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>user_byte_valid</td>
<td>out</td>
<td>User data byte enable signal. Indicates which byte of the user_wr_data or user_wr_data bus is valid.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit (0): data bits(7:0) are valid</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit (1): data bits(15:8) are valid</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit (2): data bits(23:16) are valid</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit (3): data bits(31:24) are valid</td>
</tr>
<tr>
<td>user_ireq</td>
<td>in</td>
<td>Interrupt request. Active one indicates that an interrupt is pending and a VME interrupt will be generated. Must return to zero with user_iack = 1.</td>
</tr>
<tr>
<td>user_iack</td>
<td>out</td>
<td>Interrupt acknowledgement. An active one event indicates the end of a valid interrupt acknowledge cycle.</td>
</tr>
<tr>
<td>user_ilev(2:0)</td>
<td>in</td>
<td>Interrupt level</td>
</tr>
<tr>
<td>user_ivec(7:0)</td>
<td>in</td>
<td>Interrupt vector</td>
</tr>
</tbody>
</table>

user_byte_valid:
- Bit (0): data bits(7:0) are valid
- Bit (1): data bits(15:8) are valid
- Bit (2): data bits(23:16) are valid
- Bit (3): data bits(31:24) are valid
3 Timing

This paragraph describes the timing of the iniVME core.

3.1 General Information

All VMEbus inputs are synchronized to the local clock domain. A frequency of 40 MHz is required to detect all level changes on the VME bus correctly.

Outputs are all synchronous to the VME clock domain. Only int_user_addr and int_user_am are registered by the falling edge of vme_as_n signal.
3.2 User access timing

3.2.1 Write access, no user waitstates

\( I: \) clk
\( I: \) as_n
\( I: \) ds_n
\( O: \) dtack_n
\( O: \) int_user_addr
\( I: \) user_access
\( O: \) user_acc_req
\( I: \) user_acc_rdy
\( O: \) user_wr_data
\( O: \) user_rw_n
\( O: \) user_byte_valid
\( O: \) other_user_signals

*) user_signals are: user_addr, user_am
3.2.2 Read access, no user waitstates

*) user_signals are: user_addr, user_am
3.2.3 Write access, user waitstates

The diagram illustrates the timing of various signals during write access, including:

- clk
- as_n
- ds_n
- dtack_n
- int_user_addr
- user_access
- user_acc_req
- user_acc_rdy
- user_wr_data
- user_rw_n
- user_byte_ebl
- other user_signals*

User signals are: user_addr, user_am

The timing diagram shows the waveforms and timing relationships between these signals, with notes on delays and durations.

*Time duration for the decode phase is indicated as <50ns.
3.2.4 Read access, user waitstates

I: clk
I: as_n
I: ds_n
O: dtack_n
O: int_user_addr
I: user_access
O: user_acc_req
I: user_acc_rdy
I: user_rd_data
O: user_rw_n
O: user_byte_ebl
O: other user_signals*

*) user_signals are: user_addr, user_am

3.2.5 Interrupt Timing

Interrupt requests to the VME bus are signalled by the active high user_ireq. Depending on the user_ilev (interrupt level), the vme_irq_n(x) will be asserted. As soon as the interrupt is acknowledged by the VME bus, the user_iack event is asserted. If the interrupter uses the ROAK (Release On AcKnowledge) scheme, then the user_ireq has to be released immediately. If it uses the RORA (Release on Register Access) scheme then the user_ireq has to be released when the interrupt source is acknowledged.

The interrupt vector is 8-bit. It responds to D08(O), D16 and D32 interrupt cycles.

user_ilev and user_ivec have to be stable for the whole time period where user_ireq is high.
3.2.6 Rescinding DTACK

The VME64 specification allows DTACK to be operated as a rescinding signal instead of an open-collector class signal. This results in an accelerated bus cycle. This feature can be selected through config.rsc_dtack = ‘1’.

Timing diagram with open-collector DTACK:
Timing diagram with rescinding DTACK:

I: clk
I: as_n
I: ds_n
O: dtack_ebl_n
O: dtack
O: VMEbus DTACK*
4 Applications

The VME specification requires 64 mA bus drivers. The bus drivers are not integrated in the VME core. Since the FPGA are not able to drive this load, external drivers might be used. The driver should have the following functions:

This diagram shows how internal buffers can be used to directly interface with the VME bus. These drivers have to fulfill VME specifications.

This diagram shows how external standard parts can be used to interface with the VME bus. The used 74xx parts have to fulfill VME specifications. Please note that outputs like vme_irq_n etc. are push-pull outputs and require and external open collector driver like the 74641.

If rescinding DTACK is not required than DTACK can be driven by an open collector driver as is vme_irq_n.